The present invention relates to a nonvolatile semiconductor memory, that is,
a flash memory and especially to a NAND type flash memory device capable of selectively
controlling data input/output units by an address control. In the NAND type flash
memory device, a memory cell array is divided into a plurality of blocks, and a
data input/output path is selectively controlled by a predetermined data rate option
and introduced addresses to perform data input/output operations at a 8 or
16 speed in one chip.