The present invention is an integrated circuit containing multiple digital signal processors (DSPs). A single host processor interface is also placed on the chip to connect the multiple DSPs to the host. A separate direct memory access (DMA) unit is provided for each DSP to facilitate flow of data to and from a data memory for each DSP. Each DSP also includes an instruction memory.

 
Web www.patentalert.com

< Method and apparatus for reducing clock skew in an integrated circuit

< System and methods for home network communications

> Mobile client computer programmed to predict input

> User interface system methods and computer program products for multi-function consumer entertainment appliances

~ 00217