A data processor timer comprising a writeable control register, a look-up table and a loadable counter. The loadable counter operates in a first mode to load the count data field and operates in a second mode an entry from said look-up table specified by the count data field. The loadable counter generating a time out signal upon counting a number of clock pulses equal to said count. The writeable control register preferably includes a mode bit selecting the first or second modes. This invention is suitable for a pre-scalar counter as part of a data processor watchdog timer.

 
Web www.patentalert.com

< Cost-effective scan architecture and a test application scheme for scan testing with non-scan test power and test application cost

< Programmable skew clock signal generator selecting one of a plurality of delayed reference clock signals in response to a phase accumulator output

> IC with serial scan path, protocol memory, and event circuit

> Series connected TC unit type ferroelectric RAM and test method thereof
~ 00217