A CAM device to perform in one clock cycle: (1) receive comparand data from a comparand bus; (2) receive an instruction; (3) perform the comparison of the comparand data with a first group of CAM cells; (4) generate a match address for a location in the CAM array that stores data matching the comparand data; (5) access data stored in a second group of the CAM cells in the CAM array, wherein the second group of CAM cells may store data associated with the matched location; and (6) output to an output bus the match address, the data stored in the second group of CAM cells, and/or status information corresponding to the matched address or the second group of CAM cells.

 
Web www.patentalert.com

< Electronic mail system with methodology providing distributed message store

< System and method for analyzing and optimizing computer system performance utilizing observed time performance measures

> Free memory manager scheme and cache

> Method and apparatus for protecting data in computer system in the event of unauthorized data modification

~ 00217