A fiber channel analyzer for analyzing the operation of a fiber channel arbitrated loop (FC-AL) to which a plurality of devices are connectable is disclosed. The analyzer is adapted to be housed in an enclosure which, in use, houses at least one of the fiber channel devices. The analyzer extracts data from the fiber channel, processes the extracted data; and communicates processed data to a SES Processor through a secondary communication bus.

 
Web www.patentalert.com

< Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms

< Tower PC configuration

> Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem

> Efficiency of reconfigurable hardware

~ 00218