A multi-layered gate for use in a CMOS or CCD imager formed with a second gate at least partially overlapping it. The multi-layered gate is a complete gate stack having an insulating layer, a conductive layer, an optional silicide layer, and a second insulating layer, and has a second gate formed adjacent to it which has a second conductive layer that extends at least partially over the surface of the multi-layered gate. The multi-layered gate has improved insulation, thereby resulting in fewer shorts between the conductive layers of the two gates. Also disclosed are processes for forming the multi-layered gate and the overlapping gate.

 
Web www.patentalert.com

< Monoclonal antibodies to the fibronectin binding protein and method of use in treating or preventing infections

< Method and substance for obtaining surfaces with antimicrobial properties

> Vapor deposited titanium and titanium-nitride layers for dental devices

> Cement system including a binder for use in freeform fabrication

~ 00218