An embodiment of the invention includes a system for partitioning a control-flow
graph representation into a reconfigurable portion and an instruction processor
portion. Another embodiment of the invention includes a method of partitioning
a control-dataflow graph representation that includes dividing the control-dataflow
graph into two or more partition blocks, comparing the estimated performance of
at least one of the partition blocks as reconfigurable logic versus instruction
processor code; and assigning said at least one of the partition blocks to reconfigurable
hardware or an instruction processor based on said comparing step.