A computer-implemented method is disclosed for verifying differential line pair impedance. Properties for a differential line pair segment are read from a circuit design database. Properties of neighboring traces are also from the circuit design database, with the neighboring traces being within a given distance of the differential line pair segment. A modal characteristic impedance of the differential line pair segment is calculated based on the neighboring traces. The differential line pair segment is flagged as having an improper impedance value if the calculated modal characteristic impedance differs from a desired modal characteristic impedance.

 
Web www.patentalert.com

< Method and device for off-loading message digest calculations

< System and apparatus for upgrading concentrated executable computer software code without reconcentration

> Method of designing custom circuit device using scheduling clock cycles

> Specifying an invariant property (range of addresses) in the annotation in source code of the computer program
~ 00221