Described is a method wherein a seal ring is formed by patterning multiple layers each comprised of a dielectric layer with conductive vias covered by a conductive layer. Discontinuities are made in the seal ring encapsulating an integrated circuit. There are no overlaps between different sections of the seal ring thereby reducing coupling of high frequency circuits in the seal ring structures. In addition, the distance between signal pads, circuits and the seal ring are enlarged. Electrical connection is made between deep N-wells and the seal ring. This encapsulates the integrated circuit substrate and reduces signal coupling with the substrate.

 
Web www.patentalert.com

< Transistor with nitrogen-hardened gate oxide

< Structure and method for ultra-small grain size polysilicon

> Semiconductor differential interconnect

> Semiconductor device, semiconductor module and hard disk

~ 00221