A method of accessing the testing means in a Field Programmable Gate Array ("FPGA") comprised of a plurality of functional groups ("FGs") comprising: inputting a function netlist defining a user circuit; compiling said function netlist; and generating a logic Built-In Self Test ("BIST") netlist; wherein said BIST netlist replaces all user registers with scan registers with a scan chain routed as the physical silicon scan chains.