An exemplary embodiment of the present invention is a method for testing an integrated circuit. The method includes generating a test pattern and generating a reference signature corresponding to the test pattern. An integrated circuit test is executed in response to the test pattern and a result signature is generated in response to data output from executing the integrated circuit test. The result signature is compared to the reference signature and a current failing signature is created if the two don't match. The current failing signature is copy of the result signature. Common error analysis is executed in response to creating the current failing signature. Additional embodiments include a system and storage medium for testing an integrated circuit.

 
Web www.patentalert.com

< Method and apparatus for detecting and isolating failures in equipment connected to a data bus

< Accuracy of timing analysis using region-based voltage drop budgets

> In-vehicle audio browser system having a common usability model

> Enhancement of performance of a conductive wire in a multilayered substrate

~ 00223