An electrical circuit for a bus interface and/or a bus bridge is described. The electrical circuit comprises a global master being coupled with a first bus and at least one function block being coupled with the global master. An address and/or data is transmitted from the first bus to the function block. The function block comprises a application specific functionality for carrying out a function in connection with the received address and/or data.

 
Web www.patentalert.com

< Apparatus and method for forming compound words

< Method and apparatus for administering inversion property in a memory tester

> Adaptive segmentation of shared cache

> Method of and system for constructing valid data for memory-based tests

~ 00225