An apparatus and a method for testing one or more processors. The apparatus and method provide a host computer that issues test case information. The test case information is translated from the architecture used by a host computer to the architecture required by the electronic components. The processors are then able to perform the test case.

 
Web www.patentalert.com

< Routing method and apparatus

< Simulated circuit layout for low voltage, low paper and high performance type II current conveyor

> Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays

> Method for legalizing the placement of cells in an integrated circuit layout
~ 00225