An emitter stack for a quasi-self-aligned bipolar (NPN or PNP) transistor is formed where two layers over the emitter of a silicon substrate are windowed in a manner to under cut the top layer thereby exposing the substrate material. The emitter polysilicon structure is then formed over the window and conformally extends into the undercut region thereby widening the emitter region and so reducing the distance between the edge of the emitter and the extrinsic base (the base link distance) and therefore reducing the total base resistance of the transistor.

 
Web www.patentalert.com

< Semiconductor fabricating apparatus with function of determining etching processing state

< Contamination suppression in chemical fluid deposition

> Method for removal of residue from a magneto-resistive random access memory (MRAM) film stack using a sacrificial mask layer

> Methods of calibrating and controlling stepper exposure processes and tools, and system for accomplishing same

~ 00225