A computer-implemented method is disclosed for verifying signal via impedance. Properties of a signal via and of any other vias within a given distance of the signal via are read from a circuit design database. A target characteristic impedance value for the signal via is obtained. A characteristic impedance of the signal via is calculated based on the other vias. The signal via is flagged as having an incorrect characteristic impedance if the calculated characteristic impedance does not match the target characteristic impedance value.

 
Web www.patentalert.com

< Dynamic indication of field status

< Secure remote configuration of targeted devices using a standard message transport protocol

> Computer, computer security setting method, and program

> Region-based voltage drop budgets for low-power design
~ 00226