Methods and systems are disclosed that enhance the ability of a test generator to automatically deal with address translation in a processor design, and without need for creating specific code. A model of the address translation mechanism of a design-under-test is represented as a directed acyclic graph and then converted into a constraint satisfaction problem. The problem is solved by a CSP engine, and the solution used to generate test cases for execution. Using the model, testing knowledge can be propagated to models applicable to many different designs to produce extensive coverage of address translation mechanisms.

 
Web www.patentalert.com

< Using patterns to perform personal identification data substitution

< Thread protection

> System for dynamic network reconfiguration and quarantine in response to threat conditions

> System, method, and computer program product for logging diagnostic information

~ 00227