A method and apparatus for including in a computer system, instructions for performing cache memory invalidate and cache memory flush operations. In one embodiment, the computer system comprises a cache memory having a plurality of cache lines each of which stores data, and a storage area to store a data operand. An execution unit is coupled to the storage area, and operates on data elements in the data operand to invalidate data in a predetermined portion of the plurality of cache lines in response to receiving a single instruction.

 
Web www.patentalert.com

< Cache memory transfer during a requested data retrieval operation

< System to support dynamically flexible data definitions and storage requirements

> System and method for synchronizing a plurality of processors in a processor array

> Method and system for altering a sequence number assignment pattern while preserving integrity and high concurrency in a multi-system shared disk environment
~ 00227