A computer having an instruction pipeline and profile circuitry. The profile circuitry detects and records, without compiler assistance for execution profiling, profile information describing a sequence of events occurring in the instruction pipeline. The sequence includes every event occurring during a profiled execution interval that matches time-independent selection criteria of events to be profiled. The recording continues until a predetermined stop condition is reached. The profile circuitry detects the occurrence of a predetermined condition, after a non-profiled interval of execution, and then commences the profiled execution interval.

 
Web www.patentalert.com

< Block based design methodology with programmable components

< Method and apparatus for performing a radix search by selecting one of a valid table and a transition table

> Integrated on-line system with enchanced data transfer protocol

> IP web based messaging system for localized management of wireless messaging

~ 00228