Symbol decoding errors at a receiver utilising a flash analog to digital converter (ADC) can be reduced by adjusting a reference voltage level of the ADC where a decoding error rate at the reference voltage level exceeds a threshold.
Web www.patentalert.com
< 1-Of-N A/D converter
< Signal processing system having an ADC delta-sigma modulator with single-ended input and feedback signal inputs
> Method for reducing DAC resolution in multi-bit sigma delta analog-to digital converter (ADC)
> Error correction circuit and A/D converter
HOME | NEW USER | LOGIN | SUBSCRIPTIONS | SEARCH | GUESTBOOK | CONTACT