A mechanism synchronizes instruction code executing on a processor of a processing engine in an intermediate network station. The processing engine is configured as a systolic array having a plurality of processors arrayed as rows and columns. The mechanism comprises a boundary (temporal) synchronization mechanism for cycle-based synchronization within a processor of the array. The synchronization mechanism is generally implemented using specialized synchronization micro operation codes ("opcodes").

 
Web www.patentalert.com

< Method and system for migrating data while maintaining access to data with use of the same pathname

< Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements

> Load balancing method and system based on estimated elongation rates

> Apparatus and method for insertion of material in broadcasting
~ 00231