An embodiment of this invention provides a circuit and method for improving the testability of I/O driver/receivers. First, two separate I/O driver/receiver pads are electrically connected. A bit pattern generator in one of the I/O driver/receivers drives a bit pattern through a driver to the connected pads. The bit pattern is then driven through the receiver of a second I/O driver/receiver to a first clocked register. An identical bit pattern generator in the second I/O driver/receiver then drives an identical bit pattern into a second clocked register. A comparator compares the outputs of these two registers. If the two bit patterns don't match, the comparator signals there is a functional problem with one of the I/O driver/receivers.

 
Web www.patentalert.com

< System and method for updating information via a network

< Method, system and program for handling errors occurring in function calls

> Method for reducing switching activity during a scan operation with limited impact on the test coverage of an integrated circuit

> Practical method for hierarchical-preserving layout optimization of integrated circuit layout

~ 00231