A multiprocessor switching device substantially implemented on a single CMOS integrated circuit is described in connection with a descriptor-based packet processing mechanism for use in efficiently assigning and processing packets to a plurality of processors. A plurality of descriptors associated with each packet transfer are written back to memory in order, divided into subset groups and assigned to processors, where each processor searches the assigned subset for EOP and associated SOP descriptors to process.

 
Web www.patentalert.com

< Apparatus and method for improved vending machine inventory maintenance

< System and method for slot based ARL table learning with concurrent table search using write snoop

> Instrumentation system including a backplane having a switched fabric bus and instrumentation lines

> Continuous interleave burst access

~ 00231