An apparatus and a method are disclosed for reducing the pin driver count required for testing computer memory devices, specifically Rambus DRAM, while a die is on a semiconductor wafer. By reducing the pin count, more DRAMs can be tested at the same time, thereby reducing test cost and time. One preferred embodiment utilizes a trailing edge of a precharge clock to select a new active bank address, so that the address line required to select a new active address does not have to be accessed at the same time as the row lines.

 
Web www.patentalert.com

< System and methods for providing physical location information and a location method used in discovering the physical location information to an application on a computing device

< System and method for provisioning resources to users based on roles, organizational information, attributes and third-party information or authorizations

> Object-oriented operating system for a spray controller

> Method and apparatus for presenting content data and processing data

~ 00231