A pipelined analog-to-digital converter (ADC) in which one less pipeline stage is needed while the output ADC stage has its resolution increased by one bit, thereby advantageously providing for decreased circuit area, lower power consumption and endpoint correction, with minimal additional circuitry.