A digital bus monitor used to observe data on a bus (14, 16, 18) connecting multiple integrated circuits (10, 12) comprises a memory buffer (30), bypass register (34), test port (38) and output control circuits (42, 46) controlled by an event qualifying module (EQM) (32). In response to a matching condition the EQM (32) may perform a variety of tests on incoming data while the integrated circuits (10, 12) continue to operate at speed. A plurality of digital bus monitors (20, 22) may be cascaded for observation and test of variable width data buses and variable width signature analysis.

 
Web www.patentalert.com

< Semiconductor device, semiconductor device design method, semiconductor device design method recording medium, and semiconductor device design support system

< Method and apparatus for decomposing a design layout

> Central key authority (CKA) database for user accounts in ABDS system

> Enabling at speed application of test patterns associated with a wide tester interface on a low pin count tester

~ 00234