A method and algorithms for creating correct-by-construction interconnections among complex intellectual property (IP) cores with hundreds of pins. The methods contemplated herein significantly reduce the time, complexity and potential for errors associated with systems-on-chip (SoC) integration.

 
Web www.patentalert.com

< Use of time step information in a design verification system

< Method, structure, and computer program product for implementing high frequency return current paths within electronic packages

> Technique for scheduling execution of jobs for or by network-connected devices

> System and method for automatic and dynamic layout of resizable dialog type windows
~ 00234