A multilevel memory system uses a source line driver circuit and a read bitline
inhibit driver circuit to eliminate inhibit offset currents on unselected bitlines
before memory operations of selected memory cells to equalize voltages before the operation.