A low power a reconfigurable processor core includes one or more processing units, each unit having a clock input that controls the performance of the unit; and a controller having a plurality of clock outputs each coupled to the clock inputs of the processing units, the controller varying the clock frequency of each processing unit to optimize power consumption and processing power for a task.

 
Web www.patentalert.com

< Processing instruction addressed by received remote instruction and generating remote instruction to respective output port for another cell

< Applet permissions manager

> Analogue/digital interface circuit

> Method and apparatus for testing digital devices using transition timestamps

~ 00235