Provided is a burst mode clock data recovery circuit for extracting clock information and data information from transmitted data to process data synchronized with clock. The circuit includes a bit-rate corrector generating an inversed signal at every half cycle of the clock when transition of input data is generated, the inversed signal maintaining a "high" value with respect to a continuous DC input, a first gated-voltage control oscillator connected to the bit-rate corrector in series, the operation thereof being controlled according to the inversed signal, and a bit-rate detector detecting input bit rate from the inversed signal, adjusting a digital code value of a predetermined bit, and controlling an operational frequency of a delay line of the bit-rate corrector and the first gated-voltage control oscillator to be identical to the input bit rate. The first gated-voltage control oscillator, the delay line of the bit-rate corrector, and the bit-rate detector receive a control voltage output from a phase locked loop.