A semiconductor device of the present invention includes a semiconductor layer 10, an insulation gate type heavy insulated transistor 200 and an insulation gate type light insulated transistor 300 having different drain-source breakdown voltages and formed on the semiconductor layer 10, and a resistive impurity layer 24 formed on the semiconductor layer 10.

 
Web www.patentalert.com

< Method of forming a non-volatile electron storage memory and the resulting device

< NAND flash memory cell row

> Semiconductor device and method

> Scribe line planarization layer

~ 00241