The present invention provides for reducing current spikes in a circuit when changing clocking frequencies. A first frequency is applied to a clock distribution network. A final frequency is selected. The first frequency is applied to a logic element over the clock distribution network. A hold signal is applied to the logic element. The clock rate of the clock distribution network is changed from the first frequency to the final frequency. The hold signal is unapplied to the logic element.

 
Web www.patentalert.com

< Systems and methods for analyzing bus data

< Method, system, and apparatus for providing alert synthesis in a data protection system

> Method and apparatus for critical section prediction for intelligent lock elision

> Integrated method for creating a refreshable web query

~ 00244