An internal bus system for DFPs and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. The bus system can transmit data between a plurality of function blocks, where multiple data packets can be on the bus at the same time. The bus system automatically recognizes the correct connection for various types of data or data transmitters and sets it up.

 
Web www.patentalert.com

< Status register to improve initialization of a synchronous memory

< Method and apparatus for providing atrial autocapture in a dynamic atrial overdrive pacing system for use in an implantable cardiac stimulation device

> Method and system for supporting network system troubleshooting

> Insertion of repeaters without timing constraints

~ 00244