An address-counter control system includes a counter circuit, path switches, and a control circuit. The counter circuit includes a first series of address counters which corresponds to a non-contiguous region portion and second and third series of address counters which correspond to respective contiguous region portions and which are located at two opposite ends of the first series of address counters. The path switches are provided at connection paths between the second and the third series of address counters. The path switches disconnect the first series of address counters and directly connect the second and third series of address counters or disconnect the direct connection between the second and third series of address counters and connect the first series of address counters to and between the second and the third series of address counters. The control circuit control the path switches.

 
Web www.patentalert.com

< Processing memory requests in a pipelined memory controller

< Generating lookahead tracked register value based on arithmetic operation indication

> Apparatus and method for updating pointers for indirect and parallel register access

> Method, apparatus and system for managing released promotion bits

~ 00247