A system and method for testing a parameterizable logic core are provided in various embodiments. A test controller is configured and arranged to generate a set of random parameter values for the logic core. A netlist is created from the parameterized logic core, and circuit behavior is simulated using the netlist. In other embodiments, selected parameter values are optionally weighted to increase the probability of generating those values, and the parameter set is cloned and mutated when simulation fails.

 
Web www.patentalert.com

< Chip management system

< Method for boosting the performance of machine-learning classifiers

> Interferometric technique for quantitating biological indicators

> Method and apparatus for applying fine-grained transforms during placement synthesis interaction

~ 00249