The present invention prevents electrostatic discharge damage which may occur when a device chip which has a circuit with fuses mounted thereon is packaged by COG packaging, without increasing an area occupied on the device chip. The height from the chip substrate surface to the top face 138b of the chip terminal 103b formed on the chip substrate surface 136 is formed to be higher than the height from the chip substrate surface to the top face 138a of the fuse terminal 103a. By this, an electrostatic discharge occurs at the chip terminal side when packaged in a COG packaging, so an electrostatic discharge does not occur to the fuse terminal side.

 
Web www.patentalert.com

< Ferroelectric element and actuator using the same, and ink jet head and ink jet recording device

< Developing apparatus, developing method, image forming apparatus, image forming method and cartridge thereof

> Noise shield type multi-layered substrate

> Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP)

~ 00250