A digital image processor is provided. The digital image processor includes a deinterlacing processor that is implemented upon a digital processing unit. The deinterlacing processor is coupled to an input operable to receive an interlaced video stream, a digital memory for storing portions of the interlaced video signal, and an output operable to transmit a deinterlaced video stream. The deinterlacing processor is operable to perform frequency analysis upon the received interlaced video stream in order to generate the deinterlaced video stream having reduced motion artifacts.

 
Web www.patentalert.com

< Image pickup control device for controlling an exposure time and a method of driving an image sensor during such exposure time

< Picture-signal processing apparatus and method using weighting for black-level control

> Software decoding of composite video without a phase-locked loop

> VSB reception system with enhanced signal detection for processing supplemental data
~ 00253