A delay locked loop for generating a replica clock signal synchronized to an externally generated clock signal comprises a succession of separately controlled delay lines. Each of the delay lines has different delay resolution.

 
Web www.patentalert.com

< Method and apparatus for adaptive power management of memory subsystem

< Information processing system and information processing apparatus

> Signal processing apparatus and a data recording and reproducing apparatus including local memory processor

> Dynamic registration of dynamically generated code and corresponding unwind information

~ 00253