A semiconductor device comprising a substrate. An interconnect pattern is formed
over the substrate, and the substrate has a first portion and a second portion
to be superposed on the first portion. The first portion has edges as positioning
references. The second portion has a shape to be superposed over the first portion
except the edges.