An innovative routing method for an integrated circuit design layout. The layout can include design netlists and library cells. A multiple-level global routing can generate topological wire for each net. An area oriented graph-based detail routing on the design can be performed. A post route optimization after the detail routing can be performed to further improve the routing quality. Some methods can be single threaded all or some of the time, and/or multi-threaded some or all of the time.

 
Web www.patentalert.com

< Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays

< Method for legalizing the placement of cells in an integrated circuit layout

> Method, system and program product for specifying and using a dial having a default value to configure a digital system described by a hardware description language (HDL) model

> Method, system and program product that utilize a configuration database to configure a hardware digital system having multiple access methods
~ 00256