A set of levels generating circuits, such as a set of digital-to-analog converters, is designed into an integrated circuit on-die. The levels generating circuits apply direct current (DC) voltage levels to on-die sense amplifiers to test sense amplifier trip points for "input low voltage" (VIL) and "input high voltage" (VIH). The levels generating circuits are controlled by a set of configuration bits, which may be accessible through the boundary-scan register or the input/output (I/O) loop back pattern generator. The levels generating circuitry allows testing of one number of integrated circuit input pins using a smaller number of input pins.

 
Web www.patentalert.com

< Method and apparatus for automatic analog/mixed signal system design using geometric programming

< Network error display apparatus and error detection display method

> System and method for in-situ signal delay measurement for a microprocessor

> Recorded medium reproducing device and method, data output controlling method, data outputting method, error detecting method, and data outputting reproducing method

~ 00256