A method to create a layout of a semiconductor device for the purpose of fabricating the semiconductor device is disclosed. The method allows a customer to create a partial layout of the semiconductor device based on a first set of rules, and then allows a manufacturer to generate a more complete layout of the semiconductor device based on the partial layout and the second set of rules.

 
Web www.patentalert.com

< Non-orthogonal structures and space tiles for layout, placement, and routing of an integrated circuit

< Method and apparatus for efficiently locating and automatically correcting certain violations in a complex existing circuit layout

> Automated method and system for backtracing of instruction parameters from specified instruction in test cases

> Debugger protocol generator
~ 00259