A detector system for high-speed Ethernet LAN is described. One embodiment includes a detector system having N one dimensional sequence detector equalizers in combination with an N-dimensional traceback decoder. The detector system detects N-dimensional symbols transmitted over N separate transport channels to N one-dimensional receivers. In one embodiment, Gigabit Ethernet receiver includes a four-wire transport to four 1D receivers and a 4D detector. The 4D detector in one embodiment is a parity code detector. In another embodiment, the 4D detector is a 4D trellis code detector.

 
Web www.patentalert.com

< Sample rate doubling using alternating ADCs

< Block based channel tracking using weighted recursive least squares

> Detection of patient mortality by an implantable medical device

> Synchronization and calibration of clocks for a medical device and calibrated clock
~ 00263