A method is provided for architectural integrated circuit power estimation. The method may include receiving a plurality of respective energy events, receiving a plurality of base-level energy models, and generating a plurality of power models. Each power model may hierarchically instantiate one or more of the base-level energy models. The method may further include mapping each respective energy event to one or more of the plurality of power models. The method may further include hierarchically evaluating a particular base-level energy model corresponding to a given respective energy event, estimating an energy associated with evaluation of the particular base-level energy model, and accumulating the energy in a power estimate corresponding to the given respective energy event.

 
Web www.patentalert.com

< IC design process including automated removal of body contacts from MOSFET devices

< Method and apparatus for parallel carry chains

> Method and apparatus for integrated circuit design with library cells

> Two-stage clock tree synthesis with buffer distribution balancing

~ 00265