A microcontroller device for extending memory address space by inserting a waiting state and an operation method on the device. The device includes a CPU, a ROM, and a memory interface controller. In the device, the memory interface controller inserts a waiting state into the CPU when address of the information or the program to be fetched by the CPU is not located within a predetermined address range until the information or the program is completely fetched.

 
Web www.patentalert.com

< Method and apparatus for testing a content addressable memory device

< Storage array employing scrubbing operations at the disk-controller level

> Computer system initialization via boot code stored in a non-volatile memory having an interface compatible with synchronous dynamic random access memory

> Apparatus and method for clock domain crossing with integrated decode
~ 00265