A memory for storing data information and/or a controller for controlling read/write operations of the memory based on a source synchronous interface are provided. During the read/write operations, a command and an address are provided to the memory together with the first strobe signal. The memory may latch the command and address in response to the first strobe signal. During a read operation, the memory responds to a received second strobe signal to generate a third strobe signal. The memory outputs data from the memory and the third strobe signal, for example, so that the output data may be latched with the third strobe signal by the memory controller.

 
Web www.patentalert.com

< Recording medium having recording program recorded therein and recording apparatus and method

< Systems and methods for avoiding base address collisions using alternate components

> Memory controllers having pins with selectable functionality

> Device resource allocation

~ 00266