A semiconductor memory device includes a CAS latency mode detecting means
for outputting a CAS latency control signal in response to a CAS latency
mode; and an auto-precharge control means for controlling timing of an
auto-precharge operation in response to the CAS latency control signal.