Methods, systems, software products analyze a circuit design with reduced memory utilization. Access to at least one block of the circuit design is detected. If the one block is not loaded within a circuit model of computer memory, a determination is made whether loading the one block into the circuit model would exceed a predefined maximum utilization of the computer memory. If loading the one block into the circuit model would exceed the predefined maximum utilization, one or more blocks from the circuit model are unloaded and the one block is loaded into the circuit model. If loading the one block into the circuit model would not exceed the predefined maximum utilization, the one block is loaded into the circuit model.

 
Web www.patentalert.com

< Storage array employing scrubbing operations using multiple levels of checksums

< Evaluating initially untrusted evidence in an evidence-based security policy manager

> Method and system for obtaining a feasible integer solution from a half-integer solution in hierarchical circuit layout optimization

> Clock edge value calculation in hardware simulation

~ 00268