A disk controller includes memory that is accessible by both a microprocessor and hardware parity logic. Parity-related operations are identified by scenario, and parity coefficient subsets are stored in a memory table for each different parity-related calculation scenario. To perform a particular parity-related operation, the microprocessor determines the operation's scenario and identifies the corresponding coefficient subset. The hardware parity logic is then instructed to perform the appropriate parity computation, using the identified coefficient subset.

 
Web www.patentalert.com

< System and method for performing path-sensitive value flow analysis on a program

< Concurrently programmable dynamic memory built-in self-test (BIST)

> Storage array employing scrubbing operations using multiple levels of checksums

> Evaluating initially untrusted evidence in an evidence-based security policy manager

~ 00268