A computer-implemented method is described for verifying bond pad position conformity with predetermined design rules corresponding to a padring design. The padring design includes a plurality of linear arrays of bond pads. Horizontal and vertical scribelines for the padring design are defined. A first one of the linear arrays of bond pads is selected. Each bond pad has associated position values. Bond pad position data are determined with reference to the scribelines and the associated position values. The bond pad position data are compared to the predetermined design rules. Where violations of the predetermined design rules exist, the violations are identified.

 
Web www.patentalert.com

< Gate reuse methodology for diffused cell-based IP blocks in platform-based silicon products

< System and method for reducing design cycle time for designing input/output cells

> Routing structure for transceiver core

> Floorplan evaluation, global routing, and buffer insertion for integrated circuits

~ 00268