The present invention provides a semiconductor memory device comprising: a first conductivity type semiconductor substrate; and a plurality of memory cells constituted of an island-like semiconductor layer which is formed on the semiconductor substrate, and a charge storage layer and a control gate which are formed entirely or partially around a sidewall of the island-like semiconductor layer, wherein the plurality of memory cells are disposed in series, the island-like semiconductor layer which constitutes the memory cells has cross-sectional areas varying in stages in a horizontal direction of the semiconductor substrate, and an insulating film capable of passing charges is provided at least in a part of a plane of the island-like semiconductor layer horizontal to the semiconductor substrate.

 
Web www.patentalert.com

< Magnetic random access memory including middle oxide layer and method of manufacturing the same

< Multiple epitaxial region wafers with optical connectivity

> P-type quantum-well-base bipolar transistor device employing interdigitated base and emitter formed with a capping layer

> Semiconductor device utilizing both fully and partially depleted devices

~ 00269